Q.P. Code: 20EC4201		R20	
Rea	. No:		
5			
	SIDDHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY:: PUTTU] (AUTONOMOUS)	R	
	M.Tech I Year I Semester Regular Examinations July-2021		
	VLSI TECHNOLOGY		
	(VLSI)		
Time	: 3 hours Ma	ax. Mar	ks: 60
	(Answer all Five Units $5 \times 12 = 60$ Marks)		
	UNIT-I		
1	a Illustrate the main steps in a typical N-WELL process.	L2	6M
	b Explain a Bi-CMOS inverter with a neat sketch.	L2	6M
•	OR	-	
2	Derive the relation between drain to source current IdsVS drain to sourcevoltage	L4	12M
	Vds in non-saturated and saturated.		
2	UNIT-II		
3	a What are the different strategies for building low powergates? Explain.b Differentiate guitable size and gate logic	L1	6M
	b Differentiate switch logic and gate logic. OR	L4	6M
4	a Explain clearly the Scalable design rules.	L2	6M
	b Explain about static complementary gates.	L2	6M
	UNIT-III		
5	a Draw the single row layout design.	L2	6M
	b Briefly discuss about crosstalk minimization.	L2	6M
	OR		
6	a Explain the clocking disciplines and power optimization in sequential systems.	L2	6M
	b What are the various simulators used for combinational logic?	L1	6M
-	UNIT-IV		
7	 a Briefly discuss about floor planning methods. b Write short notes on design sulidation. 	L2	6M
	b Write short notes on design validation. OR	L1	6M
8	a Explain about placement and routing at chip level design.	L2	6M
	b Explain about architecture testing.	L2	6M
	UNIT-V		
9	a Explain about system on chips and embedded CPUs.	L2	6M
	b Write notes on logic synthesis.	L2	6M
	OR		
10	With a diagram explain about detailed routing method.	L2	12M

*** END ***